## Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application.

## **Listing of Claims:**

Claim 1 (canceled).

2 (Currently amended): The method of Claim [[1]] 12 wherein:

said fixed-point operand is one of at least two fixed-point operands to be used by said instruction; and

said expanding comprises normalization of at least said fixed-point operand if said fixed-point operand has a property different from another operand to be used by said instruction.

3(Currently Amended): The method of Claim [[1]] 12 wherein:

said instruction is to use two operands, with

said fixed-point operand as a first operand, and another fixed-point operand as a second operand; and

said first operand has a property of a first value and the second operand has said property of a second value different from said first value, said expanding comprises normalization of at least one fixed-point operand to have a common value for said property, said common value being one of the first value and the second value.

STLECON VALLEY PATENT GROUP LU

(408) 982-8200

4(Currently amended): The method of Claim [[1]] 12 wherein:

the corresponding fixed-point result has said value of at least said one property.

5(Currently amended): The method of Claim [[1]] 12 further comprising:

said computer determining a property value for the corresponding fixed-point result, based on said at least one property value of the fixed-point operand, said fixed-point result being displayed to said user based on said property value from said determining.

6(Currently amended): The method of Claim [[1]] 12 comprising:

<u>said computer</u> determining a property value for the corresponding fixed-point result, based on the instruction that was performed on the fixed-point operand.

7(Currently amended): The method of Claim [[1]] 12 wherein:

the fixed-point representation includes the value of the fixed-point number in memory in floating-point representation.

8(Currently amended): The method of Claim[[1]] 12 wherein:

the fixed-point representation includes a value in memory to represent the signedness property.

BILICON VALLEY PATENT GROUP LLE

Page 4 of 31

9(Currently amended): The method of Claim [[1]] 12 wherein:

the fixed-point representation includes a value in memory to represent the complexness property.

10(Currently amended): The method of Claim [[1]] 12 wherein:

the fixed-point representation uses at least two locations in memory to store a precision of the value.

11(Currently amended): The method of Claim [[1]] 12 wherein:

the fixed-point representation includes a value in memory to represent a scaling factor for the fixed-point number.

12 (Currently Amended): The method of Claim 1 further comprising:

In a computer comprising a memory and a floating point unit, a method implemented in a set of instructions executable by said computer, the method comprising:

said computer receiving a program, a portion of said program comprising an operand (hereinafter "fixed-point operand") represented in a fixed-point representation;

wherein said fixed-point operand has at least one property selected from a group consisting of (signedness, precision, complexness);

said computer expanding said fixed-point operand into a floating-point representation to obtain a floating-point equivalent;

SILICON VALLEY PATENT GROUP LLI

(408) 982-8200

Page 5 of 31

said computer storing a precision of the fixed-point operand during expansion; prior to performing the floating-point arithmetic operation; and

sald computer further receiving in said portion an Instruction comprising an operation to be performed on the fixed-point operand by a fixed point processor.

said computer using said floating point unit to perform on the floating-point equivalent, at least one floating-point operation that corresponds to the fixed-point operation, yielding at least one floating-point result;

said computer reducing, based on a value of said at least one property said precision, said at least one floating-point result generated by the floating-point operation into a fixed-point result;

<u>said computer</u> using the stored precision during reduction of the floating-point result into the <del>corresponding</del> fixed-point result; and

said computer displaying said fixed-point result to a user to enable said portion of said program to be debugged without use of said fixed point processor.

13(Currently Amended): The method of Claim [[1]] 12 wherein during reduction of the floating-point result to the cerresponding fixed-point result, the method comprises:

said computer using a predetermined storage element to identify a mode of rounding to be performed on the floating-point result, wherein the mode of rounding is one of: round (round-to-nearest), fix (round towards zero), ceil (round towards positive infinity), and floor (round towards negative infinity), and said computer performing said rounding, and said fixed-point result being displayed after said rounding is performed.

14(Currently Amended): The method of Claim [[1]] 12 wherein during reduction of the floating-point result into the corresponding fixed-point result, the method comprises:

said computer using a predetermined storage element to identify a kind of arithmetic to be performed on the floating-point result, wherein the kind of arithmetic is one of: saturation and modulo.

15(Currently Amended): The method of Claim [[1]] 12 wherein:

said fixed-point representation is hereinafter "first fixed-point representation";

the corresponding fixed-point result is expressed in a second fixed-point representation which is different from the first fixed-point representation; and

the method further comprises <u>said computer</u> using a predetermined storage element <u>in said memory</u> to identify a property of the second fixed-point representation, <u>said fixed-point result being displayed to said user in said second fixed-point</u> representation.

16(Original): The method of Claim 15 wherein:

said property is precision.

17(Original): The method of Claim 15 wherein:

said property is signedness.

SILICON VALLEY PATENT GROUP LLE

(408) 982-8200 PAX (408) 982-8210

comprises:

18(Original): The method of Claim 15 wherein:

said property is complexness.

19(Currently Amended): The method of Claim [[1]] 12 wherein during expansion of the fixed-point operands into floating-point equivalents, the method

said computer detecting that the operands are invalidly scaled and issuing a warning message displayed to said user based on a predetermined storage element.

20(Currently Amended): The method of Claim [[1]] 12 further comprising:

<u>said computer</u> using at least the precision of the fixed-point operand, during emulation of another instruction that uses a result of the fixed-point arithmetic operation.

21 (Currently Amended): The method of Claim [[1]] 12 wherein:

the floating-point representation conforms to an IEEE Standard for floating-point arithmetic.

22 (Currently Amended): The method of Claim [[1]] 12 wherein the instruction is to be performed on said fixed-point operand and at least an additional floating-point operand, and the fixed-point arithmetic operation is to be performed on the fixed-point operand and said additional floating-point operand, and the method further comprises:

SILICON VALLEY PATENT GROUP LL

(408) 982-8200 FAX (408) 982-8210

during the act of receiving said floating-point operand, <u>said computer</u> reducing said additional floating-point operand into fixed-point representation, based on the precision of the fixed-point operand.

23 (Original): The method of Claim 22 wherein:

reduction of the floating-point operand into said fixed-point representation is based on a property of the fixed-point operand.

24(Original): The method of Claim 23 wherein: said property is precision.

25 (Original): The method of Claim 23 wherein: said property is signedness.

26 (Original): The method of Claim 23 wherein: said property is complexness.

27 (Currently Amended): The method of Claim 1 further comprising:

A method implemented in a set of instructions executable by a computer that comprises a floating point unit, the method comprising:

sald computer receiving receiving a program, at least a portion of said program being written for execution on a fixed point processor, said fixed point processor being

SILICON VALLEY PATENT GROUP LLP

Page 9 of 31

not available for execution of said program, said portion of said program comprising at least one operand represented in fixed-point representation (hereinafter "fixed-point operand"), said fixed-point operand having at least one property selected from a group consisting of (signedness, precision, complexness);

said computer expanding said fixed-point operand into a floating-point representation to obtain a floating-point equivalent;

said computer receiving an instruction comprising an operation to be performed on the fixed-point operand;

<u>said computer</u> receiving another instruction that indicates a type of said fixedpoint operand;

wherein said another instruction comprises a call to a function;

said computer using said floating point unit to perform on the floating-point equivalent, at least one floating-point operation that corresponds to the fixed-point operation, yielding at least one floating-point result;

said computer reducing, based on a value of said at least one property, said at least one floating-point result generated by the floating-point operation into a fixed-point result; and

said computer displaying the fixed point result to a programmer to enable debugging said portion of said program without use of the fixed point processor.

28 (Original): The method of Claim 27 wherein:

said function comprises instantiation of an object of a predetermined class, the object comprising said floating-point equivalent and at least one property of said fixed-point operand.

29 (Currently Amended):

The method of Claim 27 wherein:

PATENT GROUP LLP (405) 982-8200

Page 10 of 31

the fixed-point operand is a real number;

the method further comprises <u>said computer</u> receiving another indication via another function name that a complex number is to be expressed in fixed-point representation; and

on receipt of an imaginary part and a real part of the complex number, <u>said</u> <u>computer</u> expanding each part into a corresponding floating-point equivalent.

30 (Currently Amended): The method of Claim 1 wherein:

A method implemented in a set of instructions executable by a computer that comprises a floating point unit, the method comprising:

said computer receiving receiving a program, at least a portion of said program being written for execution on a fixed point processor, said fixed point processor being not available for execution of said program, said portion of said program comprising at least one operand represented in fixed-point representation (hereinafter "fixed-point operand"), said fixed-point representation having a precision identifying a first plurality of bits on a left side of a point and a second plurality of bits on a right side of said point;

said computer expanding said fixed-point operand into a floating-point representation to obtain a floating-point equivalent;

said computer receiving in said program an instruction comprising an operation to be performed on the fixed-point operand:

wherein said instruction comprises overloading of an operator normally used to denote said corresponding floating-point operation;

said computer using said floating point unit to perform on the floating-point equivalent, at least one floating-point operation that corresponds to the fixed-point operation, yielding at least one floating-point result;

said computer reducing, based said precision, said at least one floating-point result generated by the floating-point operation into a fixed-point result; and

SILICON VALLEY PATENT GROUP LI

Page 11 of 31

said computer displaying the fixed point result to a programmer to enable debugging said portion of said program without use of the fixed point processor.

Claims 31-39 (canceled).

40 (Currently amended): <u>In a computer comprising a floating point unit, a [[A]]</u> method implemented in a set of instructions executable by [[a]] <u>said</u> computer (hereinafter "execution-level-language") that supports floating-point arithmetic eperations, the method comprising:

<u>said computer</u> receiving at least one operand represented in fixed-point representation (hereinafter "fixed-point operand"), said fixed-point operand having at least one property selected from a group consisting of (signedness, precision, complexness);

<u>said computer</u> expanding said fixed-point operand into a floating-point representation to obtain a floating-point equivalent;

<u>said computer</u> receiving an instruction comprising a fixed-point operation to be performed on the fixed-point operand by a fixed point processor;

perferming said computer using said floating point unit to perform on the floatingpoint equivalent, at least one floating-point operation that corresponds to the fixed-point operation, yielding at least one floating-point result; and

<u>said computer</u> reducing said at least one floating-point result generated by the floating-point operation into a <del>corresponding</del> fixed-point result; <u>and</u>

SILICON VALLEY PATENT GROUP LL

(408) 982-8200

said computer displaying said fixed-point result to a user to enable a portion of a program comprising said fixed-point operand and said fixed-point operation to be debugged without use of said fixed point processor;

wherein if the fixed-point operation is specified as saturation arithmetic and if said floating-point result is a vector or array, said act of reducing comprises:

said computer setting a maximum value and a minimum value for a fixed-point result to be obtained from reducing the floating-point result generated by the floating-point operation, based on the precision and signedness of at least said fixed-point operand;

<u>said computer</u> replacing any negative numbers in the floating-point result with zero:

<u>said computer</u> replacing any numbers in the floating-point result that are greater than the maximum value with the maximum value;

<u>said computer</u> replacing any numbers in the floating-point result that are less than the minimum value with the minimum value.

41 (Original): The method of Claim 40 wherein if a rounding mode is specified as round, the act of reducing further comprises:

subsequent to performance of said act of setting, rounding the floating-point result.

42 (Currently amended): A <u>computer-implemented</u> method implemented in a set of instructions executable by a computer-that-supports floating-point arithmetic eperations, the <u>computer-implemented</u> method comprising:

SILICON VALLEY PATENT GROUP LL

(408) 982-8200 PAX (408) 982-8210

receiving a program, at least a portion of sald program being written for execution on a fixed point processor, said fixed point processor being not available for execution of said program, said portion of said program comprising at least one operand represented representing a real number expressed in fixed-point representation (hereinafter "fixed-point operand"), said fixed-point representation having a precision identifying a first plurality of bits on a left side of a point and a second plurality of bits on a right side of said point;

<u>said computer</u> expanding said fixed-point operand into a floating-point representation to obtain a floating-point equivalent, <u>said expanding comprising storing in said memory said precision of said fixed-point operand</u>;

said computer further receiving in said portion of said program an instruction to be performed on the fixed-point operand;

performing said computer using said floating point unit to perform on the floatingpoint equivalent, at least one floating-point operation that corresponds to the fixed-point operation, yielding at least one floating-point result; and

<u>said computer</u> reducing, based on kind of said instruction received, said at least one floating-point result generated by the floating-point operation into a <del>corresponding</del> fixed-point result; <u>and</u>

said computer displaying said fixed-point result to a programmer to enable said portion of said program to be debugged without use of said fixed point processor.

43 (Original): The method of Claim 42 wherein:

said instruction includes an operator and said act of reducing is based on said operator.

SILICON VALLEY
PATENT GROUP LL

(408) 982-8200 FAX (408) 982-8210 Page 14 of 31

44 (Original): A memory encoded with a plurality of objects, each object representing at least one fixed-point number, each object being encoded in a plurality of locations comprising:

a first location being encoded with a value of a signedness property of said fixed-point number;

a second location being encoded with a value of a complexness property of said fixed-point number,

a plurality of locations encoded with values of subproperties of a precision property of said fixed-point number;

at least one location encoded with a floating-point value of said fixed-point number.

45 (Original): The memory of Claim 44 wherein each object further comprises: a third value of a scaling factor of said fixed-point number.

46 (Original): The memory of Claim 44 wherein said object further comprises: a plurality of additional floating-point values;

wherein said values of said properties are identical for each of said additional floating-point values, and said object represents a vector operand.

47 (Original): The memory of Claim 44 wherein said precision property comprises:

BILICON VALLEY PATENT GROUP LL

a number of bits to the left of a point in the fixed-point number as a subproperty.

48 (Currently amended): The memory of Claim 47 wherein said precision property further comprises:

a number of bits to the right of said point in the fixed-point number as another subproperty;

wherein the memory further comprises a program written for execution on a fixed point processor, said fixed point processor being not available for execution of said program, said program comprising instructions to:

use floating-point hardware on the floating-point value in said at least one location to generate a floating-point result; and

display said fixed-point result to a user by use of at least said precision property to enable at least a portion of said program to be debugged without use of said fixed point processor.

49 (Original): The memory of Claim 47 wherein said precision property further comprises:

a total number of bits in the fixed-point number as another subproperty.

50 (Original): The memory of Claim 44 wherein said precision property further comprises:

a number of bits to the right of said point in the fixed-point number as a subproperty.

STLICON VALLEY PATENT GROUP LLE

Page 16 of 31

51 (Original): The memory of Claim 44 wherein said at least one location encoded with said floating-point value of said fixed-point number holds a real component of said fixed-point number, the memory further comprising:

at least one additional memory location for holding a complex component of said fixed-point number.

52 (Currently amended): A computer that supports floating-point arithmetic, the computer comprising:

means (hereinafter "receiving means") for receiving and storing in a memory of said computer a program written for execution on a fixed point processor, said fixed point processor being not available for execution of said program, said program comprising at least one operand represented in fixed-point representation (hereinafter "fixed-point operand"), said fixed-point operand having at least one property selected from a group consisting of (signedness, precision, complexness);

means, coupled to said receiving means, for expanding said fixed-point operand into a floating-point representation to obtain a floating-point equivalent;

means for receiving an instruction said program in said memory comprising a fixed-point operation to be performed on the fixed-point operand;

means for performing on a floating point unit coupled to the means for expanding to receive therefrom the floating-point equivalent, at least one floating-point operation that corresponds to the fixed-point operation, yielding and to generate at least one floating-point result by performance of at least one floating-point operation that corresponds to the fixed-point operation;

SILICON VALLEY PATENT GROUP LLP (408) 982-8200

Page 17 of 31

means for reducing said at least one floating-point result generated by the floating-point operation into a corresponding fixed-point result; and

means for displaying the fixed-point result and receiving instructions for debugging said program without use of the fixed point processor;

wherein said memory[[,]] is coupled to each of said means and said floating point unit, said memory being encoded with a plurality of objects, at least one object representing at least said fixed-point operand, said object being encoded in a plurality of locations comprising:

a first location being encoded with a value of a signedness property of said fixedpoint operand;

a second location being encoded with a value of a complexness property of said fixed-point operand;

a plurality of locations being encoded with values of subproperties of a precision property of said fixed-point operand; and

at least one location being encoded with a floating-point value of said fixed-point operand.

53 (New): In a computer, a method implemented in a set of instructions executable by said computer, the method comprising:

said computer receiving a program, at least a portion of said program being written for execution on a fixed point processor, said fixed point processor being not available for execution of said program, said portion of said program comprising at least one operand representing a real number expressed in fixed-point representation (hereinafter "fixed-point operand"), said fixed-point representation having a precision

STLICON VALLBY PATENT GROUP LAS

(40%) 982-8200

identifying a plurality of first bits of the fixed-point operand on a first side of a point and a plurality of second bits of the fixed-point operand on a second side of the point;

said computer adding to said program a sequence of instructions to expand said fixed-point operand into a floating-point representation to obtain a floating-point equivalent, said sequence comprising an instruction to store in said memory said precision of said fixed-point operand;

said computer adding to said program at least a first instruction to use a floating point unit to perform on the floating-point equivalent, at least one floating-point operation that corresponds to the fixed-point operation, to yield at least one floating-point result;

said computer adding to said program at least a second instruction to reduce, based on said precision, said at least one floating-point result generated by the floatingpoint operation into a fixed-point result;

said computer storing in a memory a transformed version of said program including said sequence of instructions, said first instruction and said second instruction.